Added module to send data back-and-forth between PC and FPGA via up & down channels with FIFO buffers.