Managed to fix logic instability by seting a stable initial condition on the gates, thus both dff and rs can be simulated with 0ns gate delay. The simulator loop should be fixed to handle instable initial conditions, bail, or proceed with X states.