sim: allow specifying the bootrom image to load.
sim: reset the CPU after creation.
sim: start execution at the bootrom.

This matches the RTL implementation.
verif/sim: share the UART implementation between SW and RTL sims.
verif/sim: share the JTAG implementation between sims.
sim: have the CPU run at startup.