Question 3, adding CPU heavy waits in interrupts T0 and T1