Parses VHDL entities and generates various output files (Schematic symbols, I/O tables)