Added initial SNode and ENode classes to represent start and end of wire
adding useful methods
methods for plugging wire nodes into Logic components