Adding a signal multiplexor and demultiplexor. Provided phase-aligned clocks, the delay through both modules (back-to-back) is 2 clk clock cycles.