added test_bare file
Merge https://github.com/amartya00/verilog