Fix .gitignore skipping SystemVerilog files.
Add SystemVerilog source coude of simulation.