VHDL cleanup and simulation
Schematic & enclosure