Improved scope resolution of local regs in Verilog+AST frontend