A good example needed for testing simulations
http://www.csee.umbc.edu/portal/help/VHDL/samples/samples.html#Top