implement prefetching of CPU instructions to help hide wait-states
after operand read/writes to fastram.