Replace verilog PSRAM core with VHDL translation.