Adding Verilog code w/ testbench for prospective AWGN core.