fixed the AxiRDMA provisos
Remove "$" from verilog signals generated by bsc.

Vivado 2013.3 and 2013.4 chokes on the constraint file if the verilog signal names contain "$".