Backend tests: AND, OR, NOT

Here are some really easy codegen tests for logic gates in the VHDL backend.
Should probably be `"<=.*\\b[oO][rR]\\b"` or `"(?i)<=.*\\bOR\\b"` if an id has it as a substring.