兜simple_simgle_CPU.v

用一堆wire把module連接在一起
Ignore files produced by ModelSim