A UART in Verilog