version 1 encoder initial bulk VHDL to Verilog conversion