SystemVerilog testbench for the Ethernet 10GE MAC core