Added Verilog