Created "short-circuit" in FIFO so that adding data to an empty FIFO is immediately reflected upon the output of the FIFO without a clock-cycle delay.
Added a simple test design for echoing a character received from the host.