Test reading the data from the tile and expect the output to be invalid a cycle later
Verify that the output port is only requesting to send data during the cycles that there is expected to be a read-response packet in the east output port
Made the depth of the memory a parameter to the ram-tile