@bill-myers  the execution masks on AVX 512 aren't normal simd values at all... they're in special other registers.

Is the LLVM support for AVX512 public yet? I've not checked in a few months. How will the mask registers (because they are a special register class) going to be supported?