VHDL implementation of a quadrature demodulation finite impulse response digital filter IP core