Merge pull request #1 from grbl/master

Parellel computing for module standardized verilog component inputs