Routed SDRAM control signals through the architecture