Framework for exhaustive verification of schematics in Cadence Virtuoso