Winning RLE Compression Design in Verilog UCSD ECE 111 Spring 2014