add source code in VHDL course design