cf_ad9361_zc702: Fix timing issue

Add a extra AXI register slice on the ADC side of the transmit DMA to avoid
timing problems that were triggered by the previous change.

Signed-off-by: Lars-Peter Clausen <lars@metafoo.de>