Added "Checklist for adding internal cell types"
Cosmetic fixes for "make abc"
Renamed RTLIL::{Module,Cell}::connections to connections_
Added new RTLIL::Cell port access methods
Automatically pack SigSpec on copy/assign
Added "passed" message to make test targets
Use "wget -N" in tests/vloghtb/run-test.sh