* actually generate verilog file
* simplify