Add register for better timing
Place BUFGMUX after BUFG for better jitter performance
Add SoC interface module and testbench