A pipelined brainf**k softcore in Verilog