Change verilog cpu0 from 4 stages to 5 stages