Single Cycle MIPS Design using Verilog