Added VHDL interface limitation and others, future work and comparison