4 bit adder is tested
Merge branch 'master' of https://github.com/lukasgemar/verilog-code