hdl/ip_cores/dsp-cores: update submodule reference
hdl/top/ml_605/*_dsp_fmc130m_4ch/*: debug port mapping

Now, we have the FPGA deswitching clock output to
a SMA conector (for debug)