verilog: Ignore preprocessor macros in module port declaration

Support the following port declarations:

module mod (
    \`ifdef DEF
    input wire a,
    \`else
    input wire b,
    \`endif
    output wire c
    );