Create RTL design daily. Support both VHDL and Verilog.