Added workaround for vhdl-style edge triggers from vhdl2verilog to proc_arst