swapped IO4 with IO10 on VHDCI connector, so ADC bit clock is routed to FPGA clock input
updated layout accordingly