Add period valid signal to the timing modules