make counter signals visible without --debug option
add and gather clocks after counter structure generation for correct Verilog codes