First try at avoiding having output of BRAM driving async clear signal, which prevents critical stage 1 register retiming into I mem. No dice. Final stage 3 adder becomes common critical path: 424/437/454 min/avg/max. Will try implementation number 2 later.