src/ccd_spi.vhd - change reset
src/ccd_vita25K.vhd --change ccd.trig
src/vout.vhd -add comment
src/ test recieve clock from CCD
src/ tmp
ReadMe.txt
src/ccd_spi.vhd - set cmd WR within reg adress