Adding Verilog files and other important documents to repo