Incomplete implementation of CPU and MMU