A project demonstrating how to add a control CPU and On-screen Display to an FPGA core.