An experimental RC4 hardware implementation with one cycle/iteration performance.