hdl/modules/*/wb_acq_core/*: add registered MUX component

This will ease timing on the datapath, as we have registered
the MUX output before the next components.