A new test added
Features : all the vhdl file is realign on one line (after comment removing)
after that the vhdl is parsed
Merge branch 'develop'
C6 contain a variable width + cleanup