Verilog modules that I've developed.