Lab 7 for my Computer Logic Design course in verilog